

Shader Interleaving Scheme for Latency Hiding

1-Shader TBR example - Ideal Case	

							···· ·							
	Vertex pipeline (i-th frame) Fragment pipeline (i-th frame)													
				•	:	•	•	•	•	•	•	•		, , , ,
BMU	V1	V2	V3	•										
TDU/FG		•					E 2		E4	B	F6			
VS/PS		/1(VS)	/2(VS)	/3(VS)			1(PS)	2(PS)	3(PS)	4(PS)	-5(PS)	6(PS)		
PATB			V1	V2	V3									
		•				•	•)))) (
KUP -		• • • •	• • • •	• • • •	· ·		••••••••••••••••••••••••••••••••••••••						Fo	

	As-IS														
1-Shader TBR example – Pipeline Bubbles Case #2															
(Unbalanced latencies btw stages)															
Vertex pipeline (i-th frame) Fragment pipeline (i-th frame)														→	
RMII	V	1 1 2	V3		•				•	•		•	•	•	
	}				•	; ; ;						•			
VS/PS		1(Vs)v2(vs)	3(VS)				1(PS)	ubbl	2(PS)	ubbl	3(PS)			
PATB			V1	V2	V 3				uddi	6		•			
ROP												•	B		
	:	•	•		•	•	•	•		•		•		•	

- The GPU drives the fixed-function hardware and the shader cores to
- vertex shader) becomes idle, the other kernel (e.g., the pixel shader) is execution.



- target core in the TS. The TS also takes into consideration the fact that different tasks (e.g., vertex, pixel) should be interleaved as much as processed in parallel in-between frames, which leads to dynamic load balancing, as shown in the figure.

©2011 Samsung Electronics LTD., Samsung Advanced Institute of Technology, San 14, Nongseo-dong, Giheung-gu, Yongin-si, Gyeonggi-Do, 446-712 Korea, http://www.sait.samsung.co.kr



Latency Hiding and Load Balancing





execute in a fully pipelined manner. Unfortunately, this can cause pipeline bubbles because of inconsistent latencies between the hardware and the shader stage. If the kernel running on the shader core finishes before the hardware stage, the shader core remains idle until the next stream arrives.

In order to hide these latencies, we propose a shader interleaving that allows different kinds of kernels to run exclusively. When a certain kernel (e.g., the immediately assigned to the shader core and executed without any delays. This can greatly improve overall throughput, which in turn leads to faster

Task Scheduler for Dynamic Load Balancing

Opposite of the second seco creating, scheduling, and assigning tasks to the shader cores. The TS first accepts graphics commands from hosts, generates the tasks on a per unit (e.g., a drawcall or a tile) basis, and then schedules them to the idle cores.

Task slots indicating the status of each core are defined and used to select a possible for hiding latency. Above figure shows the operational flow of the scheduled tasks executing on four unified shaders. Scheduled tasks are

Results

Implementation



running at 25Mhz.

• Benchmarks





References

- t658.php (2012)
- modems/adreno (2012)
- (Poster), Vancouver, Canada (2011).
- (2011)

HIGH-PERFORMANCE GRAPHICS PARIS, FRANCE JUNE 25-27, 2012



The prototype GPU, including the proposed scheduler, was verified and evaluated by cycle-accurate simulation, RTL simulation, and FPGA targeting. The GPU was synthesized for a Xilinx Vertex6 FPGA board

Rightware's 3DMark Mobile ES [5] and GLBenchmark [6] were used as test benchmarks. Various benchmarks having different workload characteristics (e.g., Taiji and Egypt: pixel-intensive, Hoverjet: vertexintensive) were selected for testing unified shader efficiency.

Above figure compares the performance of our GPU (4 unified shaders) with that of a GPU with non-unified shaders (1 vertex and 3 pixel shaders) [4] and having the same number of cores. Our GPU, which adopts a scheduling scheme, is 1.2 to 2.8 times faster, thanks to the effective combination of latency hiding and dynamic load balancing.

Solution For better performance, we are currently developing a more accurate scheduling algorithm that supports multi-threading. Finally, it is expected that our GPU, including the proposed scheduler, will be a core intellectual property for future application processors.

[1] Imagination, PowerVR SGX series, http://www.imgtec.com/powervr/sgx_series5.asp (2012) [2] ARM, Mali T658, http://www.arm.com/products/multimedia/mali-graphics-hardware/mali-

[3] Qualcomm, Adreno series, https://developer.qualcomm.com/discover/chipsets-and-

[4] W.-J. Lee et al, "A Scalable GPU Architecture based on Dynamically Embedded Reconfigurable Processor," HPG 2011: ACM Conference on High-Performance Graphics,

[5] RightWare, benchmarking software, http://www.rightware.com/en/Benchmarking+Software

[6] GLBenchmark, http://www.glbenchmark.com (2011)