





- instruction- and loop-level parallelism.







- France (2003).





Intensive Applications," IEEE Transaction on Computers, Vol. 49, No. 5, pp. 465–481 (2000). [6] B. Mei et al, "ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained

Reconfigurable Matrix," Proceedings of International Conference on Field-Programmable Logic and Applications (FPL), pp. 622-625, Tampere, Finland (2005).

[7] B. Mei et al, "Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling," Proceedings of Design, Automation, and Test in Europe (DATE), pp. 575-581, Paris,

[8] Imagination, PowerVR series, http://www.imgtec.com/powervr/powervr-graphics.asp (2011) [9] ARM, Mali series, http://www.arm.com/products/multimedia/mali-graphics-hardware/index.php (2011) [10] RightWare, benchmarking software, http://www.rightware.com/en/Benchmarking+Software (2011) [11] Glbenchmakr, http://www.glbenchmark.com (2011)