

HPG 2011 HIGH PERFORMANCE GRAPHICS HOT 3D

AMD GRAPHIC CORE NEXT

Low Power High Performance Graphics & Parallel Compute

Michael Mantor AMD Senior Fellow Architect <u>Michael.mantor@amd.com</u> Mike Houston AMD Fellow Architect michael.houston@amd.com

At the heart of every AMD APU/GPU is a power aware high performance set of compute units that have been advancing to bring users new levels of programmability, precision and performance.

AGENDA -> AMD Graphic Core Next Architecture

Unified Scalable Graphic Processing Unit (GPU) optimized for Graphics and Compute


- Multiple Engine Architecture with Multi-Task Capabilities
- Compute Unit Architecture
- Multi-Level R/W Cache Architecture
- What will not be discussed
 - Roadmaps/Schedules
 - New Product Configurations
 - Feature Rollout

• Visit AMD Fusion Developers Summit online for Fusion System Architecture details


- http://developer.amd.com/afds/pages/session.aspx



SCALABLE MULTI-TASK GRAPHICS ENGINE




SCALABLE MULTI-TASK GRAPHICS ENGINE






MULTI-ENGINE UNIFIED COMPUTING GPU






AMD GRAPHIC CORE NEXT COMPUTE UNIT ARCHITECTURE



NON-VLIW ISA WITH SCALAR + VECTOR UNITS


- Simpler ISA compared to previous generation
 - No clauses
 - No VLIW packing
 - Control flow more directly programmed
- Advanced language feature support
 - Exception support
 - Function calls
 - Recursion
- Enhanced extended ALU operations
 - Media ops
 - Integer ops
 - Floating point atomics (min, max, cmpxchg)
- Improved debug support
 - HW functionality to improve debug support





PROGRAMMERS VIEW OF COMPUTE UNIT

Input Data: PC/State/Vector Register/Scalar Register



SOME CODE EXAMPLES (1)

```
float fn0(float a,float b)
{
    if(a>b)
      return((a-b)*a);
    else
      return((b-a)*b
```

Optional:

Use based on the number of instruction in conditional section.

Executed in branch unit


```
//Registers r0 contains "a", r1 contains "b"
//Value is returned in r2
 v cmp gt f32 r0,r1
                           //a > b, establish VCC
  s mov b64
                s0,exec
                           //Save current exec mask
  s and b64
                exec,vcc,exec //Do "if"
  s cbranch vccz
                label0 //Branch if all lanes fail
                r2,r0,r1 //result = a - b
  v sub f32
                r2,r2,r0 //result=result * a
  v mul f32
label0:
```

s_andn2_b64	<pre>exec,s0,exec</pre>	//Do "else"(s0 & !exec)
s_cbranch_execz	label1	<pre>//Branch if all lanes fail</pre>
v_sub_f32	r2,r1,r0	//result = b - a
v_mul_f32	r2,r2,r1	<pre>//result = result * b</pre>
label1:		
s_mov_b64	exec,s0	//Restore exec mask



COMPUTE UNIT ARCHITECTURE

Input Data: PC/State/Vector Register/Scalar Register



NON-VERY LONG INSTRUCTION WORD (VLIW) VECTOR ENGINES

4 WAY VLIW SIMD



4 Non-VLIW SIMD




4 Way VLIW SIMD	4 SIMD non-VLIW
64 Single Precision MAC	64 Single Precision MAC
VGPR → 64 * 4 * 256-32bit → 256KB	VGPR ➔ 4 * 64 * 256-32bit ➔ 256KB
1 VLIW Instruction * 4 Ops \rightarrow Dependencies limitations	4SIMD * 1 ALU Operation → Occupancy limitations
3 SRC GPRs, 1 Vector Destination	3 SRC GPRs, 1 Vector\1Scalar Register Destination
Compiler manage VGPR port conflicts	No VGPR port conflicts
VALU Instruction Bandwidth → 1-7 dwords(~2 dwords/clk)	VALU Instruction Bandwidth \rightarrow 1-2 dwords/cycle
Interleaved wavefront instruction required	Vector back-to-back wavefront instruction issue
Specialized complicated compiler scheduling	Standard compiler scheduling & optimizations
Difficult assembly creation, analysis, & debug	Simplified assembly creation, analysis, & debug
Complicated tool chain support	Simplified tool chain development and support
Less predictive results and performance	Stable and predictive results and performance



R/W CACHE

- Read / Write Data cached
 - Bandwidth amplification
 - Improved behavior on more memory access patterns
 - Improved write to read reuse performance
 - L1 Write-through / L2 write-back caches
- Relaxed memory model
 - Consistency controls available for locality of load/store/atomic
- GPU Coherent
 - Acquire / Release semantics control data visibility across the machine
 - L2 coherent = all CUs can have the same view of data
- Remote Global atomics
 - Performed in L2 cache





AMD Graphic Core Next Compute Unit Architecture Summary

A heavily multi-threaded Compute Unit (CU) architected for throughput

11 11 1

- -Efficiently balanced for graphics and general compute
- -Simplified coding for performance, debug and analysis
- -Simplified machine view for tool chain development
- -Low latency flexible control flow operations
- -Read/Write Cache Hierarchy improves I/O characteristics
- -Flexible vector load, store, and remote atomic operations
- -Load acquire / Store release consistency controls



QUESTIONS ?



Disclaimer & Attribution

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. There is no obligation to update or otherwise correct or revise this information. However, we reserve the right to revise this information and to make changes from time to time to the content hereof without obligation to notify any person of such revisions or changes.

NO REPRESENTATIONS OR WARRANTIES ARE MADE WITH RESPECT TO THE CONTENTS HEREOF AND NO RESPONSIBILITY IS ASSUMED FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

ALL IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE ARE EXPRESSLY DISCLAIMED. IN NO EVENT WILL ANY LIABILITY TO ANY PERSON BE INCURRED FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AMD, the AMD arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. All other names used in this presentation are for informational purposes only and may be trademarks of their respective owners.

OpenCL is a trademark of Apple Inc. used with permission by Khronos.

DirectX is a registered trademark of Microsoft Corporation.

© 2011 Advanced Micro Devices, Inc. All rights reserved.

