

# FPGA-Based Image Combining for Parallel Graphics Systems

## Introduction

The goal of our current work is to reduce network traffic and latency to **increase performance in parallel visualization systems**. Initial data distribution is based on a common ethernet network whereas image combining and returning differs from traditional parallel rendering methods. Calculated sub-images are **grabbed directly from the DVI-Ports for fast image compositing** by a **FPGA-based combiner**.




Fig 1: Example combiner setup (sort-first / sort-last)

## Implementation

Integration in VE-Framework:  
in interactive and dynamic scenes the need for **good load balancing** is essential. The implemented **dynamic view frustum** splits the scene into sub-frusta. The size of the sub-frusta is coordinated by the render client and calculated every frame depending on the response time of each server. The integration into our VR-Framework basho provides the opportunity to use different renderers.

**FPGA combiner implementation:**  
the graphics format is DVI-D, which is imperative for the use of standard DVI-D encoder and decoder for the signals. Because the limited storage of the FPGAs, the sub-images have to be framelocked. The combiner has to **balance small variations** in graphics timings by fitting all signals to a master signal.

## Related Work

Related publications or commercial systems in this area often have **complex system configurations**, are too expensive or merge sub-images in cascaded **network processing units**. In comparison with Lightning-2 our system does not buffer image-data, because it relies on frame-locked video streams. Graphics hardware manufacturers produce more and more affordable GPUs supporting frame- and genlock. Also the simplicity and price differs from Lightning-2.




Fig.2: Spatialized Stanford Model (dragon\_xyz\_rgb)

## Results

Setup for the evaluation:  
one render client and two render servers with a Nvidia FX 3000G. The following results are measured using a XGA resolution and a **dynamic view frustum** (sort-first approach). The **latency of the FPGA combiner** is about **40 µs**.

Model	Tris	Spatialized	1 Server	2 Server
Mercedes 300SL	800 000	no	20 fps	30 fps
Infinity Triant	1 227 000	yes	29 fps	59 fps
Synthetic Scene	2 000 000	yes	22 fps	44 fps

**Bottleneck network traffic:** let the network bandwidth be 1 GBit/s, and let the image resolution be 1000·1000 pixels (RGB), hence we can achieve a maximum frame rate of 44,7 Hz.




Fig.3: Input and output signals of the combiner